Electrostatic discharge (ESD) protection devices can have an adverse effect on the performance of high frequency and RF circuits. This work presents for the first time, an s-parameter based analysis of the performance of RF circuits with various ESD protection designs.
Introduction
As the demand for wireless (RF) systems continues to increase rapidly, providing sufficient ESD protection for these systems poses a major design and reliability challenge. This is due to the fact that in applying ESD protection to RF systems, the protection system must be transparent--the protection circuit must not affect the signal under normal operating conditions [l, 21 . The onchip protection circuit is placed between the signal pin and the core circuit, as shown in Figure 1 . The protection circuit may be composed of various devices, such as diodes, transistors, or silicon controlled rectifiers (SCRs), but in all cases, these devices shunt ESD current coming from the signal pin to the power supply rails and away from the core circuit [3] . However, under normal operating conditions, these protection devices present capacitances and resistances to the signal path, and at sufficiently high frequencies, the capacitances look like short circuits to ground. Thus a poorly designed protection system can generate impedance mismatches, causing reflections of signals, corruption of signal integrity, and inefficient power transfer between the signal pin and the core circuit. Also, while the operation frequency continues to rise, the size of the protection circuits and their associated capacitances are not decreasing as rapidly, resulting in increasingly inefficient power transfer. The simple approach of minimizing capacitance while maintaining high protection levels is becoming increasingly infeasible as the operation frequency rises beyond a few GHz [4] ; altemate protection schemes such as the distributed transmissionline ESD protection system may be necessary [5, 61. Recent work has focused on comparison of ESD protection strategies for RF applications at 2 GHz [7] .
However there is no published information that provides performance analysis of RF circuits with various ESD protection design options, particularly of the distributed protection scheme, which is attractive for operations in the multi-GHz regime. In this paper, we introduce a general methodology to quantify the impact of the parasitic capacitance and resistance associated with various ESD protection designs, including distributed protection circuits. Also, it is demonstrated that ESD protection with coplanar waveguides (CPW) can be employed to provide excellent RF performance for frequencies as high as 10 GHz. 
S-Parameter Performance Analysis
Starting with a standard 50 R system as is commonly found in RF systems, four different implementations of ESD protection is investigated, as shown in Figure 2 . A 50 R signal source drives the input to the protection circuit, and the output of the protection circuit is connected to the system to be protected, as modeled by a 50 Q load (Rload). In each circuit, the protection device is modeled as a capacitance and input resistance, and interconnects between the pin and ESD circuit or between distributed ESD elements are modeled by a resistance or a coplanar waveguide (CPW). Initially, the capacitance is assumed to be 200 fF, a value sufficient to provide a 2 kV ESD protection level [l] . For the purpose of this study, transmission lines with a maximum of four sections were examined. Although more sections may yield better performance, any further gain would be marginal. Also, the added complexity of having more sections may be undesirable, and depending on the layout topology, it may be unreasonable to further divide the ESD device and pad capacitances into smaller elements. S-parameter simulations over the frequency range 0-10 GHz are performed on these circuits using the microwave circuit simulator ADS, to generate the reflection parameter s l I , and the transmission parameter szl. As shown in Figure 2a , s I I corresponds to the amount of signal that is reflected at the input, and sZ1 corresponds to the amount of input signal that reaches the load. The objective of the system designer is to minimize s I I and maximize szI. This study uses Is1112 and Is2112 as performance metrics since these coefficients are then directly proportional to power.
Next, the simulations are repeated for a set of capacitances, thus modeling different protection devices with different protection levels. The data from these simulations can be used to provide designers with insight into how much complexity is required in the protection system to obtain the desired ESD protection along with sufficient high-speed performance at the operating frequency of interest. Figure 3 shows the results from the simulation of the simplest case from Figure 2a , with the input resistance set to zero and C E s~2 0 0 fF. Since the whole system is lossless, all the power loss is due to signal reflection caused by impedance mismatch. While most of the power reaches the load at low frequencies, the capacitance loads the circuit at higher frequencies. Using a larger protection device in the same circuit gives s l I like that in Figure 4 . It can be observed that the magnitude of the reflection becomes large, thus little power is delivered to the load. Also, with increasing input resistance, the loss increases, as shown in Figure 5 .
Results & Discussion
The effect of employing CPWs in the ESD protection is also examined. Figure 6 corresponds to the circuit in Figure 2b , where the CPW is added to provide some impedance match. In this case, the loss is due to the CPW loss and the mismatch loss. With a CPW length of 1.3 mm, there is a 0.25 dB loss even at low frequencies. As shown in Figure 7 , this CPW has a loss of 0.18 dB/mm at low frequencies, with the loss becoming worse with increased frequency, to 0.39 dB/mm at 10 GHz. At higher frequencies, this CPW loss worsens, while the mismatch loss also becomes larger. Comparatively, this result is worse than that of Figure 3 , but since Figure 3 shows an ideal case where there is no resistive loss at all, this is to be expected. Note that if the CPW was lossless, Performance vs. capacitance plot for the capacitance plot for the circuit capacitance plot for the circuit circuit in Figure 2b .
in Figure 2c . in Figure 2d . Note that the variation of the loss over all measured frequencies and capacitances is only 0.85 dB.
the results with the CPW would be better than that of Figure 3 . Figures 8 and 9 show the results from simulating the circuit in Figures 2c and Zd, respectively. The losses observed are less than those seen in both Figures 3 and 6 at higher frequencies. At low frequencies, the CPW losses are again observed. Figure 9 shows loss characteristics that decrease by less than 0.02 dB between 0 and 10 GHz, with the maximum loss of 0.273 dB at 10 GHz, thus demonstrating good broadband characteristics. the next section will demonstrate a methodology in designing distributed ESD protection systems.
Design Methodology for Distributed ESD Protection
Prior to determining the proper CPW length, three parameters must be fixed. They are the maximum operating frequency fmmr the equivalent ESD capacitance C,,,, and the CPW characteristic impedance ZCW.
Selecting fmw; should consist only of determining the maximum frequency specification for the core circuit. CEsD should be calculated after determining the proper ESD device size required for a particular protection level. The equivalent capacitance may then be calculated from the device junction areas, or obtained through simulations. The CPW characteristic impedance is mainly a function of transmission line width and signalto-ground spacing. A high characteristic impedance is desirable, but losses should be kept to a minimum. For the following example, fmm was set at 10 GHz, CEsD was chosen to be 200 fF for a 2 kV protection level [l] , and Zcpw was chosen to be 100 R, a high-impedance, lowloss line according to [8] . Along with calculating the CPW length, the number of distributed sections to be created is also determined. The equivalent circuit used to achieve this is shown in Figure 15 . First, factors of the ESD capacitance are determined (in this case, 200 fF, 100 fF, 67 fF, 50 fF, 40 fF...) and are represented in the circuit as C. Then Z, is determined for each capacitance at fmm. and R is the 50 s2 load resistance. These impedances correspond to points on arc A on the Smith Charts (Figures 16 & 17) . From the impedance Z,, the reflection coefficient fi is calculated using the formula given by (1). By adding some length of CPW, we attempt to bring the phase to 180 degrees (point B). For a CPW with characteristic impedance of Z C p , the locus that results from adding CPW to Z, is a circle centered about the origin in Figure 17 (the dotted circle). Note that when this is viewed on a Smith Chart normalized to 50 R, the circle is not centered at the origin (Figure 16 ). Since a full circle around requires a CPW which is a halfwavelength (22), the correct CPW length can be calculated from equation (2) .
Adding the correct CPW length should yield fi with magnitude pj=p and @;=I80 degrees. This can then be transformed into impedance with equation (3).
As a measure of how close Zi comes to the system impedance (Z,) of 50 a, the standing wave ratio (SWR) can be calculated, as shown in equation (4).
A Zi of 50 R results in an SWR of unity, and the closer the SWR is to unity, the better the match that is obtained.
All the values calculated for this example are summarized in Table 1 .
Now given the ESD capacitance and the maximum allowable SWR, the number of sections required to achieve those specifications can be readily calculated using the methodolgy above. Note that this is valid because R=50 R, and we try to bring Z, to 50 R for each section. Thus the next section to be added can regard Z, of the present section as just a 50 R load.
One last consideration is to determine whether this analysis, performed for a system operating at f,,, is valid when the system operates at a frequency lower than fmm.
It can be shown that at a lower frequency, the capacitance has a larger impedance, thus the arc on the Smith Chart becomes smaller, and p decreases, resulting in a smaller SWR. Thus thef,, case is the worst case, and if the performance there is satisfactory, then the performance at any lower frequency will be at least as good as that seen at fmm.
Conclusion
In conclusion, detailed s-parameter analysis of RF circuits with different ESD protection design options has been presented. The effect of the interconnect and device losses, together with the parasitic device capacitances on RF performance has been quantified. It has also been shown that a 4-stage distributed ESD protection can be beneficial at frequencies greater than 3 GHz. A generalized design methodology has been developed to optimize the number and length of coplanar waveguides separating the distributed ESD elements. By using this methodology, an ESD protection scheme with a parasitic capacitance of 200 fF will attenuate the signal power by only 0.27 dB at 10 GHz.
